GS81302TT10GE sram equivalent, 144mb sigmaddr-ii+ burst of 2 sram.
* 2.0 Clock Latency
* Simultaneous Read and Write SigmaDDRâ„¢ Interface
* Common I/O bus
* JEDEC-standard pinout and package
* Double Data Rate interfac.
Therefore, the SigmaDDR-II+ SRAM interface and truth table are optimized for burst reads and writes. Common I/O SRAMs a.
Image gallery
Download